LC-oscillator as a clock for data conversion

نویسندگان

  • K.J.P. Philips
  • Jos verlinden
  • Paul Mattheijssen
  • Nenad Pavlovic
چکیده

Following the ever-improving performance of data converters, the accuracy of the clock that is sampling the data converter, needs to improve at the same pace. The clock accuracy is especially a problem for high-resolution, wide bandwidth converters. The aim of this project is to provide for a next-generation high-performance clock as a library block for the Process & Library Technology (PLT) group of CTO (formerly AMoS). This clock should provide a maximum output frequency of at least 2GHz with only a few ps of jitter while operating in a mixed-signal environment. Since the design is intended as a library block, boundary conditions are flexibility (for example tunability of the output frequency), robustness with respect to interference, variations in PVT, etc. and portability to new technologies. Conclusions: In the existing PLL, the current-controlled oscillator (CCO) was identified as the major opportunity for lowering the interval jitter of the PLL (i.e. the 1/f part of the phase noise of the output clock). Hence, this TN analyzes the use of an alternative oscillator based on an LC-tank. This LC-oscillator is based on an existing design by Nenad Pavlovic. It is designed in a 90-nm CMOS technology. The analysis leads to the following conclusions: • The LC-oscillator is tunable from 4.9GHz to 6.6GHz. The high initial output frequency enables a sufficient tuning range at lower frequencies after division. By using only integer division ratios and making use of the tuning possibilities, any frequency below 1.68GHz can be synthesized. • The phase noise of the LC-oscillator is characterized by the number L=-189dBc/Hz. Assuming a PLL bandwidth of 1MHz, the LC© Koninklijke Philips Electronics N.V. 2006 iii PR-TN 2006/01062 Unclassified oscillator would contribute only 0.1ps of interval jitter. This is about 60 times less than that of the ringoscillator. Part of the improvement is due to a 10 times larger bias current; i.e. 2mA. The major part of the improvement is due to the quality factor of the LC-resonator. • The non-linear varactor characteristic causes up-conversion of noise and interference. Hence, the performance of the LC-oscillator is ultimately limited by the varactor quality. • The tail current of the oscillator determines the oscillator swing. The oscillator swing, in its turn, “averages” the varactor value. As a consequence, the oscillator frequency can be tuned by varying the tail current. This tuning mechnanism allows for a straightforward integration of the LC-oscillator in the existing PLL architecture. • The effect of supply noise and other interference is largest when they couple into the tune pin of the varactors. Since the oscillator is refererred to ground, these pins as well need to be decoupled to ground in order to keep the interference as a common-mode signal. For the same reason, the inverters that set the bank of digital capacitors need to be connected to the analog supplies as well. iv © Koninklijke Philips Electronics N.V. 2006 Unclassified PR-TN 2006/01062

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

The Transient Behavior of LC and Ring Oscillators under External Frequency Injection

 In this work, time domain analysis is used to solve Adler’s equation in order to obtain the required time, for an oscillator under external injection, reaching the steady-state condition. Mathematical approach has been applied to fully describe the transient of frequency acquisition in injection-locked LC and Ring oscillators considering their time-varying nature. Then, the analysis is verifie...

متن کامل

A 40-Gb/s Clock and Data Recovery Circuit in 0.18- m CMOS Technology

A phase-locked clock and data recovery circuit incorporates a multiphase LC oscillator and a quarter-rate bang-bang phase detector. The oscillator is based on differential excitation of a closed-loop transmission line at evenly spaced points, providing half-quadrature phases. The phase detector employs eight flip-flops to sample the input every 12.5 ps, detecting data transitions while retiming...

متن کامل

A Performance Prediction of Clock Generation PLLs: A Ring Oscillator Based PLL and an LC Oscillator Based PLL

This paper discusses performance prediction of clock generation PLLs using a ring oscillator based VCO (RingVCO) and an LC oscillator based VCO (LCVCO). For clock generation, we generally design PLLs using RingVCOs because of their superiority in tunable frequency range, chip area and power consumption, in spite of their poor noise characteristics. In the future, it is predicted that operating ...

متن کامل

SiGe BiCMOS PAM-4 Clock and Data Recovery Circuit for High-Speed Serial Communications

A multilevel clock and data recovery (CDR) circuit for highspeed serial data transmission was designed using the IBM 6HP 0.25 μm SiGe BiCMOS process technology. The circuit extracts the clock from a 32 Gb/s 4-level pulse amplitude modulated (PAM-4) input signal and outputs four channels of retimed NRZ data at 8 Gb/s per channel. The CDR design incorporates a PAM-4 to 2-bit-binary converter, a p...

متن کامل

Rotary Traveling-Wave Oscillator Arrays: A New Clock Technology

Rotary traveling-wave oscillators (RTWOs) represent a new transmission-line approach to gigahertz-rate clock generation. Using the inherently stable LC characteristics of on-chip VLSI interconnect, the clock distribution network becomes a low-impedance distributed oscillator. The RTWO operates by creating a rotating traveling wave within a closed-loop differential transmission line. Distributed...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2007